INT8 inference accelerator on a Basys 3 FPGA with a custom CPU, ISA and 4x4 weight-stationary systolic array, all built from scratch which runs a PPO-trained LunarLander policy live on the board.
cpu fpga assembler systemverilog hardware-acceleration cocotb hardware-accelerator ai-accelerator systolic-array hardware-inference
-
Updated
Sep 24, 2026 - Python